

APPLICATION  
FOR  
UNITED STATES LETTERS PATENT

TITLE: MULTICODE CDMA TRANSMITTER WITH IMPROVED  
SIGNAL PROCESSING

APPLICANT: RAMON A. KHALONA

CERTIFICATE OF MAILING BY EXPRESS MAIL


Express Mail Label No. EL688268918US

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

May 29, 2001

Date of Deposit

Signature



Michael E. Augustine, Sr.

Typed or Printed Name of Person Signing Certificate

0986723-05201  
T06259"8249850

**MULTICODE CDMA TRANSMITTER WITH IMPROVED  
SIGNAL PROCESSING**

Cross-Reference to Related Applications

This is a continuation of U.S. Patent Application No.  
09/007,509, filed January 15, 1998 (allowed).

Field of the Invention

The present invention describes a multicode CDMA  
transmitter simplified hardware and signal processing.

Background

The IS-95 standard describes a communication  
protocol to be carried out using code division multiple  
access ("CDMA") processing. Wireless communications  
standards, such as the IS-95 communications standard, will  
allow transmission at up to 64 kilobits per second ("KB/s")  
on forward and reverse links. This data transmission uses  
multiple code channels. Each code channel carries a  
specified data rate. The proposed system is shown in Fig.  
1.

The ratio between the peak value and the average value  
of the transmitted signal in such a system should be kept  
as small as possible in order to minimize the peak power

output of the transmitter chain. However, all of the multiple code channels 100, 130, 132 convey information which may be correlated to some extent. The information in those code channels are eventually added together by adder 125 to form a composite signal 120. That signal would have a high peak to average power ratio in the transmitted signal.

The IS-95 standard suggests minimizing this problem by independently phase shifting each of the supplemental code channels  $S_1(t)$  to  $S_n(t)$  with respect to the fundamental channel. These phase shifts are fixed by the IS-95 standard as follows:

Supplemental Code Channel I	Carrier phase offset $\phi_i$ (radian)
1	$\pi/2$
2	$\pi/4$
3	$3\pi/4$
4	0
5	$\pi/2$
6	$\pi/4$
7	$3\pi/4$

TABLE 1-PHASE SHIFT ANGLES FOR  
SUPPLEMENTAL CODE CHANNELS

This modification attempts to minimize the peak to average ratio. However, it does so at the expense of significant hardware/signal processing requirements.

A fundamental code channel 100 is combined with a plurality of supplemental code channels. The supplemental

code channels 130, 132 are shown. The total number of supplemental code channels can actually vary between  $n=1$  and 7. The fundamental channel is used to transmit voice while the supplemental channels transmit coded information i.e., (data).

Channel 100 transmits its data "in phase" and "quadrature" modulated according to the component cosine or sin of  $2\pi f_c t$ . Each of the code channels are formed independently using distinct I and Q code sequences which are respectively modulated according to the cos and sin.

The I and Q code sequences are baseband-filtered by respective filters 102, 104. The baseband filters are offset-quadrature phase shift keying ("O-QPSK") modulators. These modulators operate as known in the art. The thus modulated signals are then added to form a composite signal 106; also called  $s_n(t)$ , where  $n$  is the channel number. All of the composite signals from the various phase-shifted channels are finally added by an adder 125, to form a final composite signal 120. The mobile unit transmits that composite signal. The circuit shown in Figure 1 requires two of the baseband filters 102, 104 for each of the channels. This circuit requires  $2 \cdot (n+1)$  baseband filters for the  $n+1$  channels.

Moreover, this proposed circuit applies its phase shift as part of the modulation by the fundamental frequency, hence in the RF domain.

The inventor of the present invention realized that operations in the baseband domain can be carried out much more easily than operations at RF. For example, an integrated circuit which is optimized for arithmetic operations is often used in forming the coded signal. Most of the calculations at baseband can be done on such a device, e.g. a digital signal processor ("DSP") or other specialized processing device.

On the other hand, operations carried out at RF frequencies cannot be done this way. Such operations require specialized RF techniques including balancing lines and other known features.

#### Summary

The inventor of the present invention, recognizing these drawbacks, has made certain recognitions about the overall circuit. These recognitions allow certain advantages, including implementation of the phase shift operation for each supplemental channel prior to RF modulation. This enables the operation to be done on an

existing specialized processing device, e.g., a digital signal processor (DSP), hence allowing such operations to be done using the existing hardware.

In addition, the inventor recognized that use of linear baseband filtering enables a circuit which reduces the total number of baseband filters.

These and other operations will be described with reference to the following.

#### Brief Description of the Drawings

These and other aspects will now be described in detail with reference to the accompanying drawings, wherein:

FIG. 1 shows a reverse channel structure device;

FIG. 2 shows a system of phase shifting at baseband;

FIG. 3 shows a block diagram of the connection between the signal, the CDMA processing, and the DSP;

FIG. 4 shows an alternative embodiment of the baseband shifting operation; and

FIG. 5 shows yet another embodiment of phase shifting at baseband.

#### Description Of The Preferred Embodiments

A first embodiment performs the phase shifting operation at baseband instead of RF. The baseband

operations can be carried out on a special purpose calculation device, e.g., a digital signal processor.

The inventor noted that the  $i$ -th signal (where  $i$  is between 0 and  $n=7$  channels max) to the input of the final; adder 120 can be mathematically expressed as follows:

$$\begin{aligned} s_i(t) &= I_i' \cos(\omega_c t + \phi_i) + Q_i' \sin(\omega_c t + \phi_i) \quad 0 \leq i \leq 7 \\ &= I_i' [\cos \omega_c t \cos \phi_i - \sin \omega_c t \sin \phi_i] + Q_i' [\sin \omega_c t \cos \phi_i + \cos \omega_c t \sin \phi_i] \\ &= \cos \omega_c t [I_i' \cos \phi_i + Q_i' \sin \phi_i] + \sin \omega_c t [Q_i' \cos \phi_i - I_i' \sin \phi_i] \quad (1) \end{aligned}$$

The first part of this equation represents the specific operation of figure 1. For each channel, the phase shifting is carried out at RF by multiplying the baseband signal by the cosine and sine, respectively of the fundamental  $\omega_c t + \phi_i$ . The first part of the equation simply represents the operations carried out by the prior art circuit of Figure 1.

The second two portions of the equation show an equivalent mathematical representation of the signal to remove the phase shifting at Rf due to the fact that the angles  $\phi_i$  as shown in Table 1 are constant. The final part of equation 1 requires multiplication only by  $\cos \omega_c t$   $\sin \omega_c t$  without any phase shift being added in the RF domain.

Instead the phase-shift is equivalently added via multiplication in the baseband domain.

Figure 2 shows a basic system whereby the phase shifting is carried out in the baseband domain, prior to multiplication by the fundamental frequency. The baseband shifter 120 carries out multiplication according to the equation (1) which effectively carries out the phase shift in the analog domain.

Therefore, this system effectively calculates two baseband coefficients,

$$A = I'_i \cos\phi_i + Q'_i \sin\phi_i, \text{ and}$$

$$B = Q'_i \cos\phi_i - I'_i \sin\phi_i.$$

The circuit of Figure 2 includes a baseband phase shifter 200, which multiplies the I and Q components by multiples of the phase shift. The multiplication occurs at baseband.

An important feature of the embodiment of Figure 2 is that no phase shifting at RF is required. All of the required mathematical operations, which here include only multiplications and additions can be easily performed in a DSP, which is used as part of the CDMA processing to output the coefficients A and B. Moreover, since the phase shift angles  $\phi_i$  are constant, the values for the constants  $\cos\phi$ ,



and  $\sin\phi$ , can be stored in memory with the required precision to perform the above operations.

A block diagram of the circuit using a specialized processing device is shown in Figure 3. The signal for transmission 300 is coded in the usual way in CDMA processing and encoding module 302. This module, for example, performs basic CDMA signal encoding. The way in which this coding is carried out is well known in the art, and described in many standards. As part of this coding, however, a specialized processing circuit, here a digital signal processor 305, is used. The coding operation also uses a working memory 310. The phase shift values are always  $\sin$  or  $\cos$  of the constant phase shifts  $\phi$ . Hence, the working memory 310 stores values of various constants, including  $\sin\phi_i$  and  $\cos\phi_i$ , of the constant phase shift angles.

The output signal  $A_I$  forms the input signal to the code channels such as 100. The code channels are divided into I and Q channels. The I and Q channels are appropriately multiplied by the I and Q channel sequence at 312 and 314 respectively. Those values are baseband filtered by the respective baseband filters 104, 106 to form the baseband-filtered signals  $I'$  and  $Q'$ , respectively. The baseband-filtered signals  $I'$  and  $Q'$  are then fed back into the

digital signal processor 305. DSP multiplies these signals by the constant  $\sin\phi$  and  $\cos\phi$  coefficients to obtain the values A and B as described above. These values A and B are multiplied by the fundamental frequency to form the RF output signals.

A further simplification can be achieved by using a linear baseband filtering operation. This allows the phase shifting operation to be equivalently performed before baseband filtering as shown in Figure 4. Note that the circuit of Figure 4 can also be done as part of the CDMA processing block as shown in Figure 3.

To see the merits of the above simplification, note that the composite transmit signal  $S(t)$  can be expressed as

$$s(t) = \sum_{i=0}^7 s_i(t) = \sum_{i=0}^7 (\tilde{I}_i \cos \omega_c t + \tilde{Q}_i \sin \omega_c t) = \cos \omega_c t \sum_{i=0}^7 \tilde{I}_i + \sin \omega_c t \sum_{i=0}^7 \tilde{Q}_i. \quad (2)$$

Figure 4 shows that note that  $\tilde{I}_i = L[\hat{I}_i]$  and  $\tilde{Q}_i = L[\hat{Q}_i]$ , where  $L[\bullet]$  denotes the linear baseband filtering operation. Using these relationships in (2) and noting the fundamental property of a linear operation (i.e.,  $L[x] + L[y] = L[x + y]$ ), the composite TX signal can be expressed as

$$s(t) = \cos \omega_c t \, L \left[ \sum_{i=0}^7 \hat{I}_i \right] + \sin \omega_c t \, L \left[ \sum_{i=0}^7 \hat{Q}_i \right]. \quad (3)$$

Since this can be carried out as a summation of a number of coefficients, the inventor recognized that only a single baseband filter is required for each out of phase channel. Since there are two out of phase channel sequences I and Q, only two baseband filters are required. Summations of I and Q coefficients is carried out before the baseband filter.

The circuit of Figure 5 carries out this operation. Three channels are shown, A0, A1 and A<sub>n</sub>, where in the preferred embodiment n = 7. Channel 500 includes a first portion which is substantially identical to the operation in the left portion of Figure 4. Each of the I and Q channels includes the PN<sub>I</sub> and PN<sub>Q</sub> injectors 502, 504, a delay line 506, and a phase shifter element 510. The phase shifter element 510 can be that shown using combinations of multiplications, or can use a specialized processing device as shown in Figure 3.

All of the  $\hat{I}_i$  outputs from the phase shifters are summed together in adder 520, and all of the  $\hat{Q}_i$  outputs are summed together in adder 525. The resultant combined output of each adder corresponds to the summation of all  $\hat{I}$  and  $\hat{Q}$  channels. The  $\hat{I}$  summation is baseband filtered by I

baseband filter 530. The  $\hat{Q}$  summation is baseband filtered by  $Q$  baseband filter 535. The resultant baseband outputs are then shifted to RF by multiplication by the sin and cos components  $\omega_c t$ .

This invention allows performing even more of the phase shifting operations at baseband. Only additions and multiplications are required. The constant values for cosines and sines of the phase shifts for the individual supplemental channels can be stored in memory.

All of these operations are ideally suited for implementation on a DSP or other specialized processing device.

Only two baseband filters are required. More generally, any number of channels can be summed together, accordingly reducing the number of baseband filters required.

Although only a few embodiments have been described above, other modifications are contemplated.

For example, any number of baseband filters be used. Other forms of modulation, including conventional QPSK could be used. This is also applicable to other forms of

wireless communication that use the principle of adding  
multiple code channels.

10113020.doc